





Memory usage: Understanding the stack. Find the flaw in this program				
int x = 2; int* foo(int y)	ompiler assigns a memory location. stack			
int z; z = y * x; return &z }	les on the stack			
<pre>int main(void) { int* result = foo(10); }</pre>	program counter and copies of all registers on the stack			
This program returns a pointer to a variable on the stack. What if another procedure call occurs before the returned pointer is de-referenced?				
	EECS 124, UC Berkeley: 4			








Focus on concurrency, starting with interrupts Impute REFET (Reset Handler (Record imp) REFET (Recet Handler) (Record imp) Refet (Reference Mandler) (Record imp) Refet (Refet (Reference Mandler) (Record imp) Refet (Refet (Ref		The most typical an ATmega168 is:	id general program se	tup for the Reset and Interrupt Vector Addresses in		
concurrency, jmp EXT_INT0 ; IRQ0 Handler concurrency, 0x0004 jmp EXT_INT0 ; IRQ0 Handler starting with 0x0064 jmp PCINT0 ; PCINT0 Handler interrupts 0x0064 jmp PCINT1 ; IRQ0 Handler 0x0006 jmp PCINT1 ; PCINT0 Handler 0x0006 jmp PCINT2 ; PCINT2 Handler 0x0007 jmp WDT ; Watchdog Timer Handler 0x0012 jmp TIM2_COMPB ; Timer2 Compare & Handler 0x0012 jmp TIM2_COMP ; Source: ATmega168 Reference Manu<		Address Label	s Code	Comments		
concurrency, starting with interrupts imp ET_INT1 i RQ1 Handler 0x0004 jmp PCINT0 ; PCINT0 Handler 0x0006 jmp PCINT2 ; PCINT0 Handler 0x0007 jmp PCINT2 ; PCINT0 Handler 0x0008 jmp PCINT2 ; PCINT0 Handler 0x0010 jmp TIM_COMPB ; Timer2 Compare & Handler 0x0012 jmp TIM_COMPA	Focus on		2.2	,		
Concurrency, starting with interrupts Imp PCINTO ; PCINTO Handler 0x0006 jmp PCINT1 ; PCINTO Handler 0x0006 jmp PCINT1 ; PCINTI Handler 0x0007 jmp PCINT2 ; PCINT2 Handler 0x0008 jmp PCINT2 ; PCINT2 Handler 0x0001 jmp TIM2_COMPA ; Timer2 Compare A Handler 0x0012 jmp TIM2_COMPA ; Timer2 Compare A Handler 0x0014 jmp TIM2_COMPA ; Timer2 Compare A Handler 0x0012 jmp TIM2_COMPA ; Timer2 Compare A Handler 0x0014 jmp TIM2_COMPA ; Timer2 Compare A Handler 0x014<						
starting with interrupts	CONCULLENCY					
starting with interrupts imp pciNT2 ; pciNT2 Handler 0x000c jmp WDT ; Matchdog Timer Handler 0x0010 jmp TIM_COMPB ; Timer2 Compare A Handler 0x0012 jmp TIM_COMPB ; Timer2 Compare B Handler 0x0013 jmp TIM_COMPB ; Timer2 Compare B Handler 0x0014 jmp TIM_COMPB ; Timer2 Compare B Handler 0x0013 jmp TIM_COMPB ; Timer2 Compare B Handler 0x0014 jmp TIM_COMPA ; Timer2 Compare B Handler 0x0014 jmp TIM_COMPA ; Timer2 Compare B Handler <	concarrency,		2.02			
interrupts 0x0000 jmp TIM_COMPA ; Timer2 Compare A Handler 0x0010 jmp TIM2_COMPB ; Timer2 Compare B Handler 0x0014 jmp TIM2_COMPB ; Timer2 Compare B Handler 0x0014 jmp TIM2_COMP ; Timer2 Compare B Handler Triggers: Source: ATmega168 Reference Manu • A level change on an interrupt request pin • Writing to an interrupt pin configured as an output ("software interrupt") Responses: • Disable interrupts. • Push the current program counter onto the stack. • Execute the instruction at a designated address in the flash memory. Design of interrupt service routine:	starting with					
Interrupts 0x0010 jmp TIM_COMPB ; Timer2 Compare B Handler 0x0012 jmp TIM_COVP ; Timer2 Overflow Handler Triggers: Source: ATmega168 Reference Manu • A level change on an interrupt request pin • Writing to an interrupt pin configured as an output ("software interrupt") Responses: • Disable interrupts. • Push the current program counter onto the stack. • Execute the instruction at a designated address in the flash memory. Design of interrupt service routine:	Starting with		J.12			
 imp TIM2_OVP ; Timer2 Overflow Handler 0x0014 jmp TIM1_CAPT ; Timer1 Capture Handler Triggers: Source: ATmega168 Reference Manu A level change on an interrupt request pin Writing to an interrupt pin configured as an output ("software interrupt") Responses: Disable interrupts. Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 		0x000E	jmp TIM2_COMPA	; Timer2 Compare A Handler		
 imp TIM2_OVP ; Timer2 Overflow Handler 0x0014 jmp TIM1_CAPT ; Timer1 Capture Handler Triggers: Source: ATmega168 Reference Manu A level change on an interrupt request pin Writing to an interrupt pin configured as an output ("software interrupt") Responses: Disable interrupts. Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 	Interrupts	0x0010	jmp TIM2_COMPH	; Timer2 Compare B Handler		
 Triggers: Source: ATmega168 Reference Manu A level change on an interrupt request pin Writing to an interrupt pin configured as an output ("software interrupt") Responses: Disable interrupts. Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 	1	0x0012	jmp TIM2_OVF	; Timer2 Overflow Handler		
 A level change on an interrupt request pin Writing to an interrupt pin configured as an output ("software interrupt") Responses: Disable interrupts. Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 		0x0014	jmp TIM1_CAPT	; Timerl Capture Handler		
 Disable interrupts. Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine:	• Writing to an interrupt pin configured as an output ("software interrupt")					
 Push the current program counter onto the stack. Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 						
 Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 	• Disable interrupts.					
 Execute the instruction at a designated address in the flash memory. Design of interrupt service routine: 	 Push the current program counter onto the stack 					
Design of interrupt service routine:						
	• Execute the instruction at a designated address in the flash memory.					
 Re-enable interrupts before returning from interrupt. 						
• The chapte interrupts before returning non-interrupt.						
EECS 124, UC Berkeley: 7				EECS 124, UC Berkeley: 7		























Summary

Interrupts introduce a great deal of nondeterminism into a computation. Very careful reasoning about the design is necessary.

EECS 124, UC Berkeley: 17