*banner
 

Taking LabVIEW further into the System Level Design Domain
Kaushik Ravindran, Hugo Andrade, Sadia Malik, Michael Rauser, Guoqiang Gerald Wang, Guang Yang

Citation
Kaushik Ravindran, Hugo Andrade, Sadia Malik, Michael Rauser, Guoqiang Gerald Wang, Guang Yang. "Taking LabVIEW further into the System Level Design Domain". Talk or presentation, 16, April, 2009; Presented at the 8th Biennial Ptolemy Miniconference.

Abstract
The LabVIEW(TM) graphical programming language from National Instruments Corporation has been successfully used over the past 20 years to design and deploy test and measurement applications. More recently, the availability of associated modules such as LabVIEW Real-Time, LabVIEW FPGA, LabVIEW Control Design and Simulation, and LabVIEW Statechart has positioned LabVIEW as a viable development tool for real-time control and embedded applications. The typical deployment targets for these applications are heterogeneous platforms consisting of multiple host supervisory computers, real-time instruction-set processors, hard real-time FPGA based processing elements, and distributed I/O nodes. Future platforms are expected to contain hundreds of processing elements to meet the high performance requirements of modern embedded applications. However, LabVIEW in its current form may not be sufficiently equipped to scale with the increasing complexity of these applications and platforms.

System Diagram is an experimental design framework, still under research at National Instruments, intended to complement LabVIEW and ease the development of such complex systems. System Diagram proposes to advance LabVIEW along three key directions: (a) support for multi-rate data flow and streaming models of computation that accurately represent concurrency and timing; (b) tools for design and customization of distributed heterogeneous multi-target platforms; (c) disciplined mapping and exploration methodology to improve the productivity, efficiency, and correctness of LabVIEW based system design solutions. In this talk, we discuss the motivation and concepts underlying System Diagram, demonstrate preliminary capabilities of this framework, and discuss open challenges of interest to the Ptolemy community.

Electronic downloads

Citation formats  
  • HTML
    Kaushik Ravindran, Hugo Andrade, Sadia Malik, Michael
    Rauser, Guoqiang Gerald Wang, Guang Yang. <a
    href="http://chess.eecs.berkeley.edu/pubs/561.html"
    ><i>Taking LabVIEW further into the System Level
    Design Domain</i></a>, Talk or presentation, 
    16, April, 2009; Presented at the 8th Biennial Ptolemy
    Miniconference.
  • Plain text
    Kaushik Ravindran, Hugo Andrade, Sadia Malik, Michael
    Rauser, Guoqiang Gerald Wang, Guang Yang. "Taking
    LabVIEW further into the System Level Design Domain".
    Talk or presentation,  16, April, 2009; Presented at the 8th
    Biennial Ptolemy Miniconference.
  • BibTeX
    @presentation{RavindranAndradeMalikRauserWangYang09_TakingLabVIEWFurtherIntoSystemLevelDesignDomain,
        author = {Kaushik Ravindran and Hugo Andrade and Sadia Malik
                  and Michael Rauser and Guoqiang Gerald Wang and
                  Guang Yang},
        title = {Taking LabVIEW further into the System Level
                  Design Domain},
        day = {16},
        month = {April},
        year = {2009},
        note = {Presented at the 8th Biennial Ptolemy
                  Miniconference},
        abstract = {The LabVIEW(TM) graphical programming language
                  from National Instruments Corporation has been
                  successfully used over the past 20 years to design
                  and deploy test and measurement applications. More
                  recently, the availability of associated modules
                  such as LabVIEW Real-Time, LabVIEW FPGA, LabVIEW
                  Control Design and Simulation, and LabVIEW
                  Statechart has positioned LabVIEW as a viable
                  development tool for real-time control and
                  embedded applications. The typical deployment
                  targets for these applications are heterogeneous
                  platforms consisting of multiple host supervisory
                  computers, real-time instruction-set processors,
                  hard real-time FPGA based processing elements, and
                  distributed I/O nodes. Future platforms are
                  expected to contain hundreds of processing
                  elements to meet the high performance requirements
                  of modern embedded applications. However, LabVIEW
                  in its current form may not be sufficiently
                  equipped to scale with the increasing complexity
                  of these applications and platforms. <p>System
                  Diagram is an experimental design framework, still
                  under research at National Instruments, intended
                  to complement LabVIEW and ease the development of
                  such complex systems. System Diagram proposes to
                  advance LabVIEW along three key directions: (a)
                  support for multi-rate data flow and streaming
                  models of computation that accurately represent
                  concurrency and timing; (b) tools for design and
                  customization of distributed heterogeneous
                  multi-target platforms; (c) disciplined mapping
                  and exploration methodology to improve the
                  productivity, efficiency, and correctness of
                  LabVIEW based system design solutions. In this
                  talk, we discuss the motivation and concepts
                  underlying System Diagram, demonstrate preliminary
                  capabilities of this framework, and discuss open
                  challenges of interest to the Ptolemy community. },
        URL = {http://chess.eecs.berkeley.edu/pubs/561.html}
    }
    

Posted by Christopher Brooks on 17 Apr 2009.
Groups: ptolemy
For additional information, see the Publications FAQ or contact webmaster at chess eecs berkeley edu.

Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.

©2002-2018 Chess