



Communication-Based, Embedded System Design

Alessandro Pinto
University of California, Berkeley

apinto@eecs.berkeley.edu



Dissertation Talk, Berkeley, 11/27/2007

Embedded Systems





Embedded Systems

- *Embedded* in a physical environment





Embedded Systems


- *Embedded* in a physical environment
- *Reacting* at the speed of the environment



Embedded Systems


- ***Embedded*** in a physical environment
- ***Reacting*** at the speed of the environment
- ***Heterogeneous*** composition of subsystems
- ***Networked***
 - Spatially distributed
 - Cooperative






Examples of Embedded Systems


Building Automation (Source: Clas Jacobson, UTRC)





Examples of Embedded Systems

Automotive




Examples of Embedded Systems


System-On-Chip

Design Complexity Trends


Design Complexity Trends



Design Complexity Trends





Design Complexity Trends




Productivity


Productivity in number of gates per designer per year



Productivity (Synopsis 2004)




Productivity (ITRS 2006)




Productivity

Productivity in number of gates per designer per year

Productivity (Synopsis 2004)



Productivity (ITRS 2006)



Productivity


Productivity in number of gates per designer per year

Reuse


Reuse




Reuse




Reuse




Reuse



Reuse



Reuse



Advantages of Re-Using Components

Advantages of Re-Using Components

- Increased productivity

Advantages of Re-Using Components

- Increased productivity
- Shortened verification time

Advantages of Re-Using Components

- Increased productivity
- Shortened verification time
- Premise

Advantages of Re-Using Components

- Increased productivity
- Shortened verification time
- Premise
 - Compositionality with respect to correctness, i.e. if each component satisfies a property P, then the composition satisfies P

Advantages of Re-Using Components

- Increased productivity
- Shortened verification time
- Premise
 - Compositionality with respect to correctness, i.e. if each component satisfies a property P, then the composition satisfies P
- Approach: constraint the interactions to be such that compositionality holds for P


Outline

- Defining the Problem
 - Building Automation and On-Chip Communication
- A Formal Framework to Enable Synthesis
- Applications
 - Abstraction (Modeling)
 - Algorithms
- Results

Defining the Problem


Distributed Control

Centralized Control




Distributed Control

Centralized Control




Distributed Control

Centralized Control




Distributed Control




Distributed Control

Centralized Control




Distributed Control




Distributed Control


Centralized Control



Distributed Control




Communication Specification




Distributed Control


Centralized Control



Distributed Control





Communication Specification



Preserve accuracy
and stability

Available Network Technologies

BacNet



etc.

LonWorks



Router

DDC

Sensor

etc.


ZigBee




APOGEE




Channels




The Physical Aspect of the Problem




The Physical Aspect of the Problem



The Physical Aspect of the Problem




The Physical Aspect of the Problem




Platform-Based Design


Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design




Platform-Based Design







The On-Chip Communication Specification



The On-Chip Communication Platform



Example of Platform Instances



Platform Instance G_P^1

Platform Instance G_P^2

Compositional Framework

- As in the case of MoC we need to define
 - Agents -> Communication Structures
 - Properties -> Quantities
 - Composition
- A synthesis method selects a composition that implements a function and minimizes total cost

A.Pinto et. al. “A communication synthesis infrastructure for heterogeneous networked control systems and its application to building automation and control”, In EMSOFT 2007, October 2007.

A.Pinto et. al. “A Methodology and an Open Software Infrastructure for Constraint-Driven Synthesis of On-Chip Communications”

Communication Structures


$$N(\mathcal{C}, Q, L)$$

Communication Structures

$$N(\mathcal{C}, Q, L)$$

$V \cup E$


Components





Communication Structures

$N(\mathcal{C}, Q, L)$



$V \cup E$
Components





Communication Structures





Communication Structures




Communication Structures







Communication Structures







Communication Structures



Communication Structures



Communication Structures



Composition

$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$

Composition

$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$


$$\mathcal{C}_1 \cup \mathcal{C}_2$$

Composition


$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$
$$\begin{array}{ccc} & \searrow & \\ \mathcal{C}_1 \cup \mathcal{C}_2 & & L_1 \oplus_Q L_2 \end{array}$$

Composition


$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$
$$\begin{array}{ccc} & \searrow & \swarrow \\ \mathcal{C}_1 \cup \mathcal{C}_2 & & L_1 \oplus_Q L_2 \end{array}$$





Composition



Composition



Composition






$$|E| = |V| - 1$$




$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$

$$\mathcal{C}_1 \cup \mathcal{C}_2$$

$$L_1 \oplus_Q L_2$$



Composition






$$|E| = |V| - 1$$




$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$

$$\mathcal{C}_1 \cup \mathcal{C}_2$$

$$L_1 \oplus_Q L_2$$



Composition






$$N(\mathcal{C}, Q, L) = N_1(\mathcal{C}_1, Q, L_1) \parallel_Q^{\mathcal{R}} N_2(\mathcal{C}_2, Q, L_2)$$


$|E| = |V| - 1$

↑


$\mathcal{C}_1 \cup \mathcal{C}_2$ $L_1 \oplus_Q L_2$




Definition of a Platform




Definition of a Platform



$$\begin{aligned} r_1(v_1) &= sens_1 \\ r_1(v_2) &= router \end{aligned}$$




Definition of a Platform



Definition of a Platform

$$r_1(N_1) \parallel_Q^{\mathcal{R}} r_2(N_1) \parallel_Q^{\mathcal{R}} r_3(N_1)$$



$$r_3(v_1) = \textit{router}$$


$$r_3(v_2) = \textit{ctrl}$$

$$r_2(v_1) = \textit{sens}_2$$

$$r_2(v_2) = \textit{router}$$


$$r_1(v_1) = \textit{sens}_1$$

$$r_1(v_2) = \textit{router}$$



Definition of a Platform

$$r_1(N_1) \parallel_Q^{\mathcal{R}} r_2(N_1) \parallel_Q^{\mathcal{R}} r_3(N_1)$$



$r_3(v_1) = \text{router}$

$r_3(v_2) = \text{ctrl}$


$r_2(v_1) = \text{sens}_2$

$r_2(v_2) = \text{router}$

$r_1(v_1) = \text{sens}_1$

$r_1(v_2) = \text{router}$


Definition of a Platform




$$\langle \mathcal{L} \rangle = \mathcal{L} \cup \{N = N' \parallel_Q^{\mathcal{R}} N'_L : N'_L \subseteq r(N_L), r \in R', N_L \in \mathcal{L}, N' \in \langle \mathcal{L} \rangle\}$$

Specification, Platform, Mapping

Specification $N_C(C_C, Q_C, L_C)$




Platform Instance $N_P(C_P, Q_P, L_P)$




Specification, Platform, Mapping


Specification $N_C(C_C, Q_C, L_C)$



Platform Instance $N_P(C_P, Q_P, L_P)$




Implementation $N_I(C_I, Q_I, L_I)$




Specification, Platform, Mapping


Specification $N_C(C_C, Q_C, L_C)$



Platform Instance $N_P(C_P, Q_P, L_P)$




Implementation $N_I(C_I, Q_I, L_I)$




Specification, Platform, Mapping


Specification $N_C(C_C, Q_C, L_C)$



Platform Instance $N_P(C_P, Q_P, L_P)$




Implementation $N_I(C_I, Q_I, L_I)$




Specification, Platform, Mapping


Specification $N_C(C_C, Q_C, L_C)$



Platform Instance $N_P(C_P, Q_P, L_P)$




Implementation $N_I(C_I, Q_I, L_I)$




Specification, Platform, Mapping


Specification $N_C(C_C, Q_C, L_C)$



Platform Instance $N_P(C_P, Q_P, L_P)$




Implementation $N_I(C_I, Q_I, L_I)$



The General Synthesis Problem



The General Synthesis Problem

Specification
domain






The General Synthesis Problem

Specification
domain






The General Synthesis Problem

Specification
domain




The General Synthesis Problem


Specification
domain




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem




The General Synthesis Problem



The General Synthesis Problem



The General Synthesis Problem



A General Method for Communication Design



- Define the library L
- Define the rules R
- Define the models M
- Find the upper bound
- Formulate the specific problem: Given the properties to preserve and L, R, M
- Find an efficient algorithm

Communication Synthesis for Building Automation Systems

The Building Automation Segment

- The building segment consumes 40% of domestic energy produced in the US
- Estimated 40% reduction in energy consumption through advanced control
- Comfort and safety can also be improved: 95% false alarms
- Solution: Integrated design
 - Advance and reliable control software
 - Reliable communication

The Library of Communication Components




- Twisted-pair wires
- Daisy-chain connection
- ARCNET protocol (token ring bus)
- Wireless communication channels
- Tree topology
- ZigBee (802.15.4)

Capturing the Building Geometry

$$\mathbf{p} = \mathbf{p}_1 + t_1 \mathbf{a}_1 + t_2 \mathbf{a}_2$$

$$0 \leq t_1 \leq \|\mathbf{p}_2 - \mathbf{p}_1\|$$



$$0 \leq t_2 \leq \|\mathbf{p}_4 - \mathbf{p}_1\|$$



- Capture any surface
- Walls as special cases (adding thickness and material)
- Cabling constrained on special surfaces
- Number of walls intersected by a line becomes a simple set of linear equations

Modeling the ARCNET Protocol

Modeling the ARCNET Protocol



(c)

Algorithms

Algorithms

- The idea is to cover each sensor and each actuator with exactly one chain

Algorithms

- The idea is to cover each sensor and each actuator with exactly one chain
- Suppose that there is an oracle that gives us the set of all possible **valid** daisy chain busses containing exactly one router

Algorithms

- The idea is to cover each sensor and each actuator with exactly one chain
- Suppose that there is an oracle that gives us the set of all possible **valid** daisy chain busses containing exactly one router

$$\begin{aligned} \min \quad & \sum_{j=1}^n f_j z_j \\ s.t. \quad & \sum_{j=1}^n x_{ij} z_j = 1, \forall i \quad \sum_{j=1}^n y_{jk} z_j = 1, \forall k \\ & z_j, x_{ij}, y_{jk} \in \{0, 1\} \end{aligned}$$

Algorithms

- The idea is to cover each sensor and each actuator with exactly one chain
- Suppose that there is an oracle that gives us the set of all possible **valid** daisy chain busses containing exactly one router

$$\begin{aligned} \min \quad & \sum_{j=1}^n f_j z_j && \text{j-th chain} \\ s.t. \quad & \sum_{j=1}^n x_{ij} z_j = 1, \forall i & \sum_{j=1}^n y_{jk} z_j = 1, \forall k \\ & z_j, x_{ij}, y_{jk} \in \{0, 1\} \end{aligned}$$

Algorithms

- The idea is to cover each sensor and each actuator with exactly one chain
- Suppose that there is an oracle that gives us the set of all possible **valid** daisy chain busses containing exactly one router

$$\begin{aligned} \min \quad & \sum_{j=1}^n f_j z_j && \text{j-th chain} \\ s.t. \quad & \sum_{j=1}^n x_{ij} z_j = 1, \forall i \quad \sum_{j=1}^n y_{jk} z_j = 1, \forall k \\ & z_j, x_{ij}, y_{jk} \in \{0, 1\} \end{aligned}$$

chain j contains router i

Algorithms


- The idea is to cover each sensor and each actuator with exactly one chain
- Suppose that there is an oracle that gives us the set of all possible **valid** daisy chain busses containing exactly one router

$$\begin{aligned} \min \quad & \sum_{j=1}^n f_j z_j && \text{j-th chain} \\ s.t. \quad & \sum_{j=1}^n x_{ij} z_j = 1, \forall i \quad \sum_{j=1}^n y_{jk} z_j = 1, \forall k \\ & z_j, x_{ij}, y_{jk} \in \{0, 1\} && \uparrow \\ & && \text{node } k \text{ belongs to chain } j \end{aligned}$$

Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**




Algorithms: **e l c a r 0 e h T**



Algorithms: **e l c a r 0 e h T**




Algorithms: elcaro ehT



Modeling the ZigBee Protocol

Modeling the ZigBee Protocol

Physical Layer




$$P_b = f(SNR)$$


$$L = L_1 + 20 \log_{10} r + n_f a_f + n_w a_w$$

Modeling the ZigBee Protocol

MAC layer



Physical Layer




$$P_b = f(SNR)$$

$$L = L_1 + 20 \log_{10} r + n_f a_f + n_w a_w$$

Modeling the ZigBee Protocol

Modeling the ZigBee Protocol



i-th router

q-th end-to-end flow
uses link i to j

$$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$$

s.t.

i-th router

q-th end-to-end flow
uses link i to j

j is the parent of i

$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$

s.t.

$1. x_i + x_j - 2e_{ij} \geq 0$ $2. e_{ij} + e_{ji} \leq 1$ $3. e_{ij} = 0$ $4. \sum_{ij} e_{ij} - \sum_i x_i = -1$ $5. \sum_i e_{ij} \leq in_{max}$	$\forall i, j \in N \cup M$ $\forall i, j \in N \cup M$ $\forall j \in N$ $\forall i \in N \cup M$ $\forall j \in M$
--	--

Rules

i-th router

q-th end-to-end flow
uses link i to j

j is the parent of i

$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$

s.t.

Flow conditions	<ol style="list-style-type: none"> 1. $x_i + x_j - 2e_{ij} \geq 0 \quad \forall i, j \in N \cup M$ 2. $e_{ij} + e_{ji} \leq 1 \quad \forall i, j \in N \cup M$ 3. $e_{ij} = 0 \quad \forall j \in N$ 4. $\sum_{ij} e_{ij} - \sum_i x_i = -1 \quad \forall i \in N \cup M$ 5. $\sum_i e_{ij} \leq in_{max} \quad \forall j \in M$ 6. $e_{ij} + e_{ji} - y_{ijq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ 7. $e_{ij} + e_{ji} - y_{jiq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ 8. $A_q \mathbf{y}_q = \mathbf{b}_q \quad \forall q \in Q$ 	Rules
-----------------	---	-------


	i -th router		q-th end-to-end flow uses link i to j
j is the parent of i	$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$ <i>s.t.</i>	$1. x_i + x_j - 2e_{i,j} \geq 0 \quad \forall i, j \in N \cup M$ $2. e_{ij} + e_{ji} \leq 1 \quad \forall i, j \in N \cup M$ $3. e_{ij} = 0 \quad \forall j \in N$ $4. \sum_{ij} e_{ij} - \sum_i x_i = -1 \quad \forall i \in N \cup M$ $5. \sum_i e_{ij} \leq in_{max} \quad \forall j \in M$	
Flow conditions		$6. e_{ij} + e_{ji} - y_{ijq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ $7. e_{ij} + e_{ji} - y_{jiq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ $8. A_q \mathbf{y}_q = \mathbf{b}_q \quad \forall q \in Q$	Rules
Bw constraints		9. $\sum_q y_{ijq} (b_q + O) \leq b_{max} \quad \forall i, j \in N \cup M$	

	<i>i</i> -th router		q-th end-to-end flow uses link <i>i</i> to <i>j</i>
j is the parent of <i>i</i>	$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$ <i>s.t.</i>	$1. x_i + x_j - 2e_{i,j} \geq 0 \quad \forall i, j \in N \cup M$ $2. e_{ij} + e_{ji} \leq 1 \quad \forall i, j \in N \cup M$ $3. e_{ij} = 0 \quad \forall j \in N$ $4. \sum_{ij} e_{ij} - \sum_i x_i = -1 \quad \forall i \in N \cup M$ $5. \sum_i e_{ij} \leq in_{max} \quad \forall j \in M$ $6. e_{ij} + e_{ji} - y_{ijq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ $7. e_{ij} + e_{ji} - y_{jiq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ $8. A_q \mathbf{y}_q = \mathbf{b}_q \quad \forall q \in Q$ $9. \sum_q y_{ijq} (b_q + O) \leq b_{max} \quad \forall i, j \in N \cup M$ $10. \sum_{i \in M} x_i \leq n_{max}$	Rules
Flow conditions			
Bw constraints			

	<i>i</i> -th router	<i>j</i> is the parent of <i>i</i>	q-th end-to-end flow uses link <i>i</i> to <i>j</i>	Rules
	$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$			
	<i>s.t.</i>			
	1. $x_i + x_j - 2e_{ij} \geq 0$			$\forall i, j \in N \cup M$
	2. $e_{ij} + e_{ji} \leq 1$			$\forall i, j \in N \cup M$
	3. $e_{ij} = 0$			$\forall j \in N$
	4. $\sum_{ij} e_{ij} - \sum_i x_i = -1$			$\forall i \in N \cup M$
	5. $\sum_i e_{ij} \leq in_{max}$			$\forall j \in M$
Flow conditions	6. $e_{ij} + e_{ji} - y_{ijq} \geq 0$			$\forall i, j \in N \cup M, \forall q \in Q$
	7. $e_{ij} + e_{ji} - y_{jiq} \geq 0$			$\forall i, j \in N \cup M, \forall q \in Q$
	8. $A_q \mathbf{y}_q = \mathbf{b}_q$			$\forall q \in Q$
Bw constraints	9. $\sum_q y_{ijq} (b_q + O) \leq b_{max}$			$\forall i, j \in N \cup M$
	10. $\sum_{i \in M} x_i \leq n_{max}$			
Latency constraints	11. $\sum_{ij} y_{ijq} l(i, j) \leq l_q$			$\forall q \in Q$



	<i>i</i> -th router	<i>j</i> is the parent of <i>i</i>	q-th end-to-end flow uses link <i>i</i> to <i>j</i>	Rules
	$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$			
	<i>s.t.</i>			
	1. $x_i + x_j - 2e_{ij} \geq 0$			$\forall i, j \in N \cup M$
	2. $e_{ij} + e_{ji} \leq 1$			$\forall i, j \in N \cup M$
	3. $e_{ij} = 0$			$\forall j \in N$
	4. $\sum_{ij} e_{ij} - \sum_i x_i = -1$			$\forall i \in N \cup M$
	5. $\sum_i e_{ij} \leq in_{max}$			$\forall j \in M$
Flow conditions	6. $e_{ij} + e_{ji} - y_{ijq} \geq 0$			$\forall i, j \in N \cup M, \forall q \in Q$
	7. $e_{ij} + e_{ji} - y_{jiq} \geq 0$			$\forall i, j \in N \cup M, \forall q \in Q$
	8. $A_q \mathbf{y}_q = \mathbf{b}_q$			$\forall q \in Q$
Bw constraints	9. $\sum_q y_{ijq} (b_q + O) \leq b_{max}$			$\forall i, j \in N \cup M$
	10. $\sum_{i \in M} x_i \leq n_{max}$			
Latency constraints	11. $\sum_{ij} y_{ijq} l(i, j) \leq l_q$			$\forall q \in Q$
PER constraints	12. $\sum_{ij} y_{ijq} \log p'(i, j) \leq \log(1 - p_q)$			$\forall q \in Q$

	i -th router		q-th end-to-end flow uses link i to j
j is the parent of i	$\min_{\mathbf{x}, \mathbf{y}_q} F = \sum_i c_i x_i + \sum_{ij} c_{ij} \sum_q y_{ijq}$ <i>s.t.</i> <ol style="list-style-type: none"> 1. $x_i + x_j - 2e_{i,j} \geq 0 \quad \forall i, j \in N \cup M$ 2. $e_{ij} + e_{ji} \leq 1 \quad \forall i, j \in N \cup M$ 3. $e_{ij} = 0 \quad \forall j \in N$ 4. $\sum_{ij} e_{ij} - \sum_i x_i = -1 \quad \forall i \in N \cup M$ 5. $\sum_i e_{ij} \leq in_{max} \quad \forall j \in M$ 		
Flow conditions			<ol style="list-style-type: none"> 6. $e_{ij} + e_{ji} - y_{ijq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ 7. $e_{ij} + e_{ji} - y_{jiq} \geq 0 \quad \forall i, j \in N \cup M, \forall q \in Q$ 8. $A_q \mathbf{y}_q = \mathbf{b}_q \quad \forall q \in Q$
Bw constraints			<ol style="list-style-type: none"> 9. $\sum_q y_{ijq} (b_q + O) \leq b_{max} \quad \forall i, j \in N \cup M$ 10. $\sum_{i \in M} x_i \leq n_{max}$
Latency constraints			<ol style="list-style-type: none"> 11. $\sum_{ij} y_{ijq} l(i, j) \leq l_q \quad \forall q \in Q$
PER constraints			<ol style="list-style-type: none"> 12. $\sum_{ij} y_{ijq} \log p'(i, j) \leq \log(1 - p_q) \quad \forall q \in Q$ 13. $x_i, e_{ij}, y_{ijq} \in \{0, 1\} \quad \forall i, j \in N \cup M, \forall q \in Q$
			Rules




COSI-BAS

- .Platform-Based Methodology
- .Capture end-to-end QoS
- .Capture building structure
- .Capture network components
- .Automatic synthesis




COSI-BAS

- .Platform-Based Methodology
- .Capture end-to-end QoS
- .Capture building structure
- .Capture network components
- .Automatic synthesis





- .Platform-Based Methodology
- .Capture end-to-end QoS
- .Capture building structure
- .Capture network components
- .Automatic synthesis



COSI-BAS

- .Platform-Based Methodology
- .Capture end-to-end QoS
- .Capture building structure
- .Capture network components
- .Automatic synthesis







COSI-BAS

- .Platform-Based Methodology
 - .Capture end-to-end QoS
 - .Capture building structure
 - .Capture network components
 - .Automatic synthesis


Examples



Examples



Examples



Results

- L-Buildings: 70 x 30 m², 64 nodes, period=0.1s, b=16 bits
- Big-box office: 60 x 56 m², 64 nodes, period=0.1s, b=16 bits


New

Building	Bw (Kb/s)	Max Length (m)	Max #devices	Max delay (ms)	Max Utilization (%)	Router (\$)	Nodes (\$)	Wires (\$)	Total (\$)
L-Building	78	1000	32	91	89%	3700	10240	5020	18960
	250	400	20	22	20%	5180	10240	4939	20359
Big-Box Office	78	1000	32	91	89	2220	10240	4317	16777
	250	400	20	19	20%	4440	10240	4131	18811


Retrofit

Building	Bw (Kb/s)	Max Length (m)	Max #devices	Max delay (ms)	Max Utilization (%)	Router (\$)	Nodes (\$)	Wires (\$)	Total (\$)
L-Building	78	1000	32	91	89%	5920	10240	12680	28844
	250	400	20	22	20%	5180	10240	13744	29198
Big-Box Office	78	1000	32	91	89	3700	10240	12044	25984
	250	400	20	19	20%	4440	10240	11855	26535


Keep Guaranteeing Properties: Constraint Propagation




Keep Guaranteeing Properties: Constraint Propagation




Keep Guaranteeing Properties: Constraint Propagation




Keep Guaranteeing Properties: Constraint Propagation



Keep Guaranteeing Properties: Constraint Propagation




Keep Guaranteeing Properties: Constraint Propagation




Communication Synthesis for On-Chip Communication


Physical Aspects




Physical Aspects




Physical Aspects



Physical Aspects



Physical Aspects



Controversial Views


- Networks-On-Chip vs. Bus-based Communication

Controversial Views

- Networks-On-Chip vs. Bus-based Communication

Why on-chip networking ?

- Provide a **structured methodology** for realizing on-chip communication
 - Modularity
 - Flexibility
- Cope with inherent **limitations of busses**
 - Performance and power of busses do not scale up
- Support **reliable** operation
 - Layered approach to error detection and correction



De Micheli

39

Controversial Views

- Networks-On-Chip vs. Bus-based Communication

Summary

Point to point busses are not necessary for multi-core chip

Rings and meshes were devised for point to point busses over long distances—overkill for on chip network?

Router power could be prohibitive


Wide bus or busses, may be adequate

- Simple to implement
- Simpler coherency
- Lower power
- Maybe lower latency

Go slower, wider, and simpler

Controversial Views

- Networks-On-Chip vs. Bus-based Communication





Controversial Views

- Networks-On-Chip vs. Bus-based Communication

Our Approach


- Define the communication library, define composition rules, find the best communication implementation



Rule 1: Number of bus nodes at most number of bus segment minus one

Rule 2: Constraint on the total bus capacity


Rule 3: Mesh segment only between (i, j) and $(i, j + 1)$ or (i, j) and $(i + 1, j)$




Hardness Results for Network Design

- Consider the bicriteria network design problem $(\mathbf{A}, \mathbf{B}, \mathcal{S})$
 - \mathbf{A} is a budget requirement and \mathbf{B} a minimization objective
 - \mathcal{S} is a membership requirement in a class of subgraphs
 - Consider \mathbf{A} a fixed node degree, and \mathbf{B} cost
 - Unless $P = NP$, there is not polynomial time $(1, \rho)$ -approximation algorithm
 - Unless $P = NP$, there is not polynomial time $(\rho, 1)$ -approximation algorithm
 - Unless $P = NP$, there is not polynomial time $(2 - \epsilon, \rho)$ -approximation algorithm
 - Unless $P = NP$, there is not polynomial time $(\rho, \tau - \epsilon)$ -approximation algorithm
-
- $\rho > 1, \epsilon > 0$
 - τ lower bound on the performance guarantee of Steiner Tree


Heuristic Algorithm




COSI-OCC




COSI-OCC



COSI-OCC




COSI-OCC




Results


Results





Results



CONCLUSIONS RESEARCH DIRECTIONS




Specify the system, use adaptors for heterogeneous composition [preserve semantics], verify algorithm correctness



Sensor, actuators,
controllers, links...



Buses, Routers,
Gateways...




Specify the system, use adaptors for heterogeneous composition [preserve semantics], verify algorithm correctness

Compose sensors, actuators, controllers. Define accuracy and stability of the distributed control [preserve functionality, infer QoS]



Compose communication nodes and links to minimize installation and operation cost [preserve QoS, infer HW/SW performance]



Sensor, actuators, controllers, links...





Buses, Routers, Gateways...




- Specify the system, use adaptors for heterogeneous composition [preserve semantics], verify algorithm correctness
- Compose sensors, actuators, controllers. Define accuracy and stability of the distributed control [preserve functionality, infer QoS]
- Compose communication nodes and links to minimize installation and operation cost [preserve QoS, infer HW/SW performance]

Compose platform [preserve performance, infer QoS]





Sensor, actuators,
controllers, links...

Buses, Routers,
Gateways...



Buses, Rings, Mesh,
Routers, Interfaces...





Specify the system, use adaptors for heterogeneous composition [preserve semantics], verify algorithm correctness

Compose sensors, actuators, controllers. Define accuracy and stability of the distributed control [preserve functionality, infer QoS]

Compose communication nodes and links to minimize installation and operation cost [preserve QoS, infer HW/SW performance]


Compose platform [preserve performance, infer QoS]

Compose communication nodes and links to minimize power and area [preserve QoS]





Sensor, actuators,
controllers, links...

Buses, Routers,
Gateways...



Buses, Rings, Mesh,
Routers, Interfaces...



Abstraction

Specify the system, use adaptors for heterogeneous composition [preserve semantics], verify algorithm correctness

Compose sensors, actuators, controllers. Define accuracy and stability of the distributed control [preserve functionality, infer QoS]

Compose communication nodes and links to minimize installation and operation cost [preserve QoS, infer HW/SW performance]

Compose platform [preserve performance, infer QoS]

Compose communication nodes and links to minimize power and area [preserve QoS]

Thank you!

Alessandro Pinto, U.C. Berkeley,
“Communication-Based, Embedded System Design”
Dissertation Talk, Berkeley, 11/27/2007