


EE249 Lab
Graphical System Design

October 4, 2012

Hugo A. Andrade, Kaushik Ravindran, Jeff C. Jensen

National Instruments

- More than 50 international branches in over 45 countries
- Corporate headquarters in Austin, TX



Dr. James Truchard

- 6,400+ employees
- More than 1,000 products

National Instruments

Offering graphical system design solutions to the Test and Measurement and Industrial Embedded

Revenue: \$1.04B revenue in 2011, \$292M revenue in Q2 2012


Global Operations: Approximately 6,400 employees; operations in more than 45 countries

Broad customer base: More than 35,000 companies served annually

Diversity: No industry >15% of revenue

Culture: *FORTUNE*'s 100 Best Companies to Work For list for 13 consecutive years and top 25 companies to work for worldwide by *FORTUNE* Magazine and the Great Places to Work Institute

Strong Cash Position: Cash and short-term investments of \$351M at June 30, 2012




What We Do

National Instruments equips engineers and scientists with tools that accelerate productivity, innovation, and discovery

Low-Cost Modular Measurement and Control Hardware



Productive Software Development Tools



Highly Integrated Systems Platforms



Diversity of Customers




- Top 100 customers \approx 35% of revenue
- More than 30,000 customers in more than 90 countries
- 95% of Fortune 500 manufacturing companies have adopted Virtual Instrumentation

Diversity of Applications

No Industry >15% of Revenue in 2011



Academic



Advanced Research



Automotive



Big Physics



Consumer Electronics



Defense/Aerospace



Energy



Life Sciences



Mobile Devices



Semiconductors

Technology Overview

NAE: Engineering Grand Challenges



Advance health informatics




Engineer the tools of scientific discovery



Reverse-engineer the brain



Provide energy from fusion



Engineer better medicines



Provide access to clean water



Enhance virtual reality



Restore and improve urban infrastructure



Develop carbon sequestration methods



Advance personalized learning



Make solar energy economical



Prevent nuclear terror



Secure cyberspace



Manage the nitrogen cycle

<http://www.engineeringchallenges.org/>

Build Better Systems Faster



Better
Integration



Lower
Costs



Higher
Performance

*We equip engineers and scientist with the
tools that accelerate productivity, innovation
and discovery*

The Traditional Approach to Automated Test



Source: Agilent, Keithley, and Nicolet

The Customer Decision: Build or Buy in Embedded



Build


- Custom HW/SW solution
- Long lead times for new product
- Significant resource requirements



Buy

- Off-the-shelf hardware with LabVIEW
- Use less resources because systems are pre-built
- Faster time to market

The Virtual Instrumentation Approach




The Software Is the Instrument

Empowering Users Through Software

Providing unique differentiation and preserving customer investments



LEGO® MINDSTORMS®
NXT
*“the smartest, coolest toy
of the year”*



CERN Large Hadron Collider
*“the most powerful instrument on
earth”*

Graphical System Design

A Platform-Based Approach

Test



Monitor




Embedded



Control



Cyber Physical



NATIONAL INSTRUMENTS
LabVIEW™



Desktops and
PC-Based DAQ



PXI and Modular
Instruments





RIO and Custom
Designs




Open Connectivity
with 3rd Party I/O


System Design to Deployment



Abstraction to the Pin



VHDL



LabVIEW FPGA

Integration of Modular I/O and Commercial Technology




Box Instruments



PXI Modular Instruments


Integrating Software and Hardware Elements




Productive software and reconfigurable hardware for any system that needs measurement and control

Software



Hardware



Productive software and reconfigurable hardware for any system that needs measurement and control



Integrated Distributed Heterogeneous Platform




High-Speed Data Streaming

- Synchronize memory access
- Fast data links for maximum performance

A/D Technology

- Multirate sampling
- Individual channel triggering



Microprocessors


- Floating-point processing
- Communications
- Multicore technology
- Reprogrammable

FPGAs

- High-speed control
- High-speed processing
- Reconfigurable
- True Parallelism
- High Reliability

I/O

- Custom timing & triggering
- Modular I/O
- Calibration
- Custom modules



Advanced Data Acquisition

ISIS Proton Synchrotron



Semiconductor Test

Analog Devices




Pipeline Test and Validation

Inertial Pipeline
Inspection Gauge



EcoCAR Challenge

Virginia Tech – 1st Place 2011




Large-scale RT Applications

European Extremely Large Telescope


E-ELT Primary Mirror (M1): Mirror and Segment Models

Mirror Model

EELT M1 mirror model



Segment Model



LabVIEW™ based Control Platform

Each leaf node can measure data for 40 mirrors. 25 PXIe-1075 chassis needed in total for data collection

Need 2 PXIe-1075 chassis with embedded controller and HSIB cards for data aggregation

Rackmount server aggregates all measurement data and performs complex matrix calculation

HSIB

HSIB

HSIB

PXIe-1075
with 15 PXIe-
4498

PXIe-1075
with HSIB
adapters

PXIe-
PXIe-
PXIe-
1075

Rackmount
Server

PXIe-1075
with HSIB
adapters










Dell M1000

PXIe-1075
with 15 PXIe-
4498

Alternate targets: many-core,
CPU+GPU, FPGA
accelerators


NI PXIe-1075

NI PXIe-4498



LabVIEW Targets

- Scalable from distributed network to sensors



National Instruments Vision *Evolved*

“To do for embedded what the PC did for the desktop.”

Graphical System Design

Virtual Instrumentation

Instrumentation
RF
Digital
Distributed

Real-time measurements
Embedded monitoring
Hardware in the loop

Embedded Systems

Industrial control
RT/FPGA systems
Electronic devices
C code generation


DESIGN

PROTOTYPE

DEPLOY

High-Level Development Tools

Data Flow



C Code

```
#!/usr/bin/perl


use strict;
use warnings;

my $c = 0.285 + 0.013i;
my $X = meshgrid(x, y);
my $z = $X + i*$Y;
for $k (1..30) {
    $z = $z.^2 + $c;
}
end
```



Textual Math

```
1 c = 0.285 + 0.013i;
2 [X Y] = meshgrid(x, y);
3 z = X + i*Y;
4 for k=1:30
5     z = z.^2 + c;
6 end
```

Modeling



Statechart



NATIONAL INSTRUMENTS

LabVIEW™

Graphical System Design Platform

Linux®



Macintosh



Windows




Desktop Platform

Real-Time



FPGA





Micro




Embedded Platform

LabVIEW Virtual Instrument


Front Panel




Block Diagram










Creating a VI


Front Panel Window



Graph Indicator

Boolean Control

Block Diagram Window




Output Terminal


Input Terminals

Dataflow Programming

- Block diagram execution
 - Dependent on the flow of data
 - Block diagram does NOT execute left to right
- Node executes when data is available to ALL input terminals
- Nodes supply data to all output terminals when done




Structured Dataflow




LabVIEW as a Target Language


- Application Wizards – Patterns
- StateCharts
- MathScript
- Control and Simulation Diagram
- Express Nodes and X-nodes
- I/O Nodes


Application Wizards - Patterns





Application Wizards - Patterns


















FPGA Target
Global Stop


Reset
Run
Wait Until Done (F)



The G (LabVIEW) Language Model


- Homogenous dataflow language
 - Structured case (switch, select) and loops
 - “Structured dataflow”
- Run-time scheduling
 - Explicit task level parallelism
 - Implicit parallelism heuristically identified
- Synthesizable language
 - To machine code on x86 and PPC processors
 - To VHDL for FPGAs
 - To C for embedded processors
- Turing complete

Evolution of LabVIEW Code Generation




DFIR - Background

Data Flow Intermediate Representation (DFIR) is used today to separate front-end editors from back-end compilers (as illustrated below) and to provide a consistent framework for managing code generation and optimizations.



DFIR - Background

DFIR models existing G data flow semantics with arbitrary VI hierarchy. Wires are also modeled as nodes, which can generate custom code if needed.



System Deployment


- Target aware synthesis
- I/O Port Abstraction
 - I/O Classes
 - Protocol generation
- Channel Abstraction
 - FIFO
 - Loop-to-loop
 - Peer-to-peer
 - Board-to-host (DMA)

System Deployment

- Timing
 - Expressing an order
 - Language constructs
 - Operating Environments
 - Reality of Platform timing
 - Static analysis



What is LabVIEW FPGA


LabVIEW FPGA Module



Reconfigurable I/O (RIO) Hardware

Enforcing Dataflow in FPGA





C/HDL Code

```

int i;
for (i=0; i<x; i++) {
    printf("%d", i);
}
    
```



A screenshot of C code with a callout box highlighting a loop structure: `for (i=0; i<x; i++) { printf("%d", i); }`.

Textual Math

```

1 A = [0 1; -K/M -B/M];
2 B = [0;1];
3 C = [1 0];
4 D = 0;
5 eigsys = eig(A);
6 sys = ss(A,B, C, D);
    
```

Textual representation of a state-space model with annotations: `eigsys` and `sys`.




NATIONAL INSTRUMENTS LabVIEW™



System-Level Design

Concurrent Application




Application trends

- **Large # of parallel tasks**
- Large node/channel counts
- High performance requirements
- E.g. streaming DSP applications

Implementation Gap

Parallel Platform




Platform trends

- **Large # of processing elements**
- Heterogeneous processors and memories
- Distributed I/O
- E.g. Heterogeneous FPGA targets


Modeling System-Level Designs

System-level designs introduce new modeling constructs:



- Systems
- Targets
- Mixed MoC Diagrams
- Asynchronous Wires




RF Communications Applications Overview



OFDM TX/RX Block Diagram




Streaming Model of the OFDM Transmitter




- $N_t = \{1, 2, 4\}$
 - Compile time - # transmitters
- $N_u = \{72, 180, 300, 600, 900, 1200\}$
 - Initialization time - Bandwidth
- CP mode = {'Normal', 'Extended'}
 - Run time, To overcome Inter-symbol-interference, Can be applied at symbol boundary
- CP Vector
 - Selection based on CP mode, Elements must be applied at symbol boundary

Challenge: How to express a domain expert's algorithm specification in a model that is viable for analysis and implementation?

LabVIEW DSP Design Module



LabVIEW DSP Design Module




Sub Diagrams

Xilinx CoreGen Blocks

Data Ports

LabVIEW DSP Design Module





Auto buffer sizing to minimize resources

Calculated firing counts and timing data



Throughput constraints

LabVIEW DSP Design Module




Calculated Schedule View

High-Level Model to FPGA blocks




RF Design Flow

LabVIEW FPGA



Compile & Deploy



FPGA


Host

Simulate



RIO Target

Peer-to-Peer Streaming




Related Frameworks

- Ptolemy II
 - + Prominent framework for exploring MoCs
 - Code generation for HW not fully developed
- Grape-II
 - + Facilitates emulation of SDF/CSDF on FPGAs
 - Lacking in smooth integration of IP
- LabVIEW FPGA
 - + Commercial framework for generation of HW from dataflow models
 - No synthesis and optimization of multi-rate models
- Xilinx System Generator
 - + Commercial framework for HW generation from SR and DT models
 - Not suitable for dataflow models/ limited HW optimization
- Agilent System Vue
 - + Support expressive dataflow models/ libraries for RF+DSP applications
 - No path to implementation on specific HW targets
- Open DF and CAL
 - + HW generation from dataflow models/ generates VHDL
 - Less analysis options/ Limited support for integration of commercial IP

DSP Design Module – Summary

- Simplifies creation of complex DSP subsystems targeted for FPGA deployment, allowing
 - Fast prototype of real-time FPGA-based DSP subsystems
 - Integration of rich signal processing IP libraries that exploit FPGA and surrounding DSP fabric
 - Design of signal processing IP blocks with LabVIEW FPGA or by importing third-party IP
 - Exploration of design trade-offs between timing requirements and resource constraints

Tool Flow




Tool Flow (Focus Areas)

Models of Computation

Analysis and Optimization Back End

Simulation and Verification



Actor Definition

- Performance Models and Timing Library
- IP Modeling and Integration

- Code Generation and Implementation

GUI Screenshot

The screenshot displays the LabVIEW DSP Design Module interface for a project named "RMS.lvdsn". The main workspace shows a block diagram with the following components and connections:

- Input:** A signal source block with values 31 and 132.32.
- SumSquare.lvdsn:** A block labeled "SumSQ(X)" with a multiplier of 4.
- SumAbs.lvdsn:** A block labeled "SumAbs(X)" with a multiplier of 41.
- Operations:** A square root block (\sqrt{x}) and a subtract block (-).
- Output:** A signal source block with values 133.33 and 31.

The "Diagram Execution" section at the top right shows the following parameters:


- Execution Time (cycles): 53
- Initiation Interval (cycles): 27

The "Errors & Warnings" section at the bottom features a "Schedule" button and a Gantt chart. The Gantt chart shows the execution timeline for the following blocks:

Block	Count	Start (cycles)	End (cycles)
SumAbs.lvdsn	1	4	41
SumSquare.lvdsn	1	11	41
Square Root	1	8	41
Subtract	1	1	41

The status bar at the bottom indicates the current time is 114.00, 226.00, and the zoom level is 100%.

MoCs for Streaming Applications



Area of focus for DSP Design Module

Deterministic?	No	Yes
Bounded data rates?	No	Yes
Deadlock and boundedness decidable?	No	Yes
Static scheduling?	No	Yes

Key trade-off: Analyzability vs. Expressability



[1] Edward A. Lee, "Concurrent Models of Computation for Heterogeneous Software", EECS 290, 2004

Analysis and Optimization Features

- Core dataflow optimizations
 - Model validation
 - Deadlock detection and boundedness check
 - Throughput and latency computation
 - Buffer size optimization (under throughput constraints)
 - Schedule computation
- Hardware specific optimizations
 - Resource constrained schedule computation
 - Retiming and fusion
 - Rate matching
 - IP interface synthesis


[1] S. S. Bhattacharyya, P. K. Murthy and E. A. Lee, "Software Synthesis from Dataflow Graphs," Kluwer Academic Publishers, Norwell, Mass, 1996.

Design Capture in DSP Design Module



Synthesis Results for OFDM Rx/Tx Example

Resource Name	Available Resource Elements	Transmitter Utilization	Receiver Utilization
Slices	14,720	43.1%	79.2%
Slice Registers	58880	21.6%	54.6%
Slice LUTs	58880	24.7%	57.3%
DSP48s 640	640	2.7%	8.3%
Block RAM	244	8.2%	19.7%



Successful collaboration with

UCB

Correct and Non-Defensive Glue Design using Abstract Models:

Stavros Tripakis
University of California
Berkeley, CA, USA
stavros@eecs.berkeley.edu

Hugo Andrade, Arkadeb Ghosal
Rishikesh Limaye
Kaushik Ravindran
Guoqiang Wang, Guang Yang
National Instruments Corp.
Berkeley, CA, USA
(first.lastname)@ni.com

Jacob Kornert
Ian Wong
National Instruments
Austin, TX, USA
(first.lastname)@ni.com

ABSTRACT

Current hardware design practice often relies on integration of components, some of which may be IP or legacy blocks. While integration eases design by allowing modularization and component reuse, it is still done in a mostly ad hoc manner. Designers work with descriptions of components that are either informal or incomplete (e.g., documents in English, structural but non-behavioral specifications in IP-XACT) or too low-level (e.g., HDL code), and have little to no automatic support for stitching the components together. Providing such support is the *glue design* problem.

This paper addresses this problem using a model-based approach. The key idea is to use high-level models, such as dataflow graphs, that enable efficient automated analysis. The analysis can be used to derive performance properties of the system (e.g., component compatibility, throughput, etc.), optimize resource usage (e.g., buffer sizes), and even synthesize low-level code (e.g., control logic). However, these models are only abstractions of the real system, and often omit critical information. As a result, the analysis outcomes may be defective (e.g., buffers that are too big) or even incorrect (e.g., buffers that are too small). The paper examines these situations and proposes a correct and non-defensive design methodology that employs the right models to explore accurate performance and resource trade-offs.

*This work was supported in part by the Center for Hybrid and Embedded Software Systems (CHESSE) at UC Berkeley, which receives support from the National Science Foundation (NSF awards #0720892 (CSH-EHS), #0811843 (Action-Web)), the U. S. Army Research Office (ARO #W911NF-07-2-0015), the U. S. Air Force Office of Scientific Research (MURI #FA9550-06-0-0112), the Air Force Research Lab (AFRL), the Multiscale Systems Center (MsysC), one of six research centers funded under the Focus Center Research Program, a Semiconductor Research Corporation program, and the following companies: Bosch, National Instruments, Thales, and Toyota. This work was also supported by direct contribution and funding from the National Instruments Corporation.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or fee.
CODING AND ISSUES: October 9-14, 2011, Taipei, Taiwan.
Copyright 2011 ACM 978-1-4503-0715-4/11/10...\$10.00.

Categories and Subject Descriptors

B.6.3 [Hardware]: Design Aids

General Terms

Design, Theory, Verification

Keywords

Glue design, Dataflow, Abstraction, Non-defensive

1. INTRODUCTION

Both hardware and software design have evolved toward higher-level models and languages, where programming languages have evolved from structured to object-oriented programming. I design has evolved from transistor and gate layout synthesis to high-level synthesis. This evolution sometimes called "raising the level of abstraction" the designer to focus on design properties that matter while hiding lower-level details. Abstraction is an order to manage the ever-increasing size and complexity of designs.

Another aspect of modern hardware design flows important in coping with large and complex system support for component-based design. This is mainly methods that rely on integration of components as Intellectual Property (IP) blocks from native and third sources, for instance, Xilinx CoreGen [36], National Instruments LabVIEW FPGA [25], or the OpenCores list. Complex designs are created by stitching together components.

While component-based design allows for modular and component reuse, integration is still an ad hoc lacking the support of rigorous methodology, the tools. In particular, the design of the register/clock and control logic to connect the blocks is a complex and error-prone process. The interfaces of these low-level control and timing artifacts that the must manually reconcile to create systems that are valid (i.e., functionally correct) but also meet port requirements (e.g., throughput and area constraints) call this the *glue design* problem.

In this paper, we approach this problem as first-order, high-level models, called *actors*, are first cut for individual components. The actors are then composed

From Streaming Models to FPGA Implementations

Hugo Andrade, Jeff Correll, Amal Ekbal, Arkadeb Ghosal, Douglas Kim, Jacob Kornert, Rishikesh Limaye, Anikita Prasad, Kaushik Ravindran, Trung N Tran, Mike Trimborn, Gerald Wang, Ian Wong, Guang Yang
National Instruments Corporation, USA.

Abstract—Application advances in the signal processing and communications domains are marked by an increasing demand for better performance and faster time to market. This has motivated model-based approaches to design and deploy such applications productively across diverse target platforms. Dataflow models are effective in capturing these applications that are real-time, multi-rate, and streaming in nature. These models facilitate static analysis of key execution properties like buffer sizes and throughput. There are established tools to generate implementations of these models in software for processor targets. However, prototyping and deployment on hardware targets, such as FPGAs, are critical to the development of new applications. FPGAs are increasingly used in computing platforms for high performance streaming applications. Existing tools for hardware implementation from dataflow models are limited in their capabilities. To close this gap, we present DSP Designer, a framework to specify, analyze, and implement streaming applications on hardware targets. DSP Designer encourages a model-based design approach starting from a Parameterized Cyclo-Static Dataflow model. The back-end supports static analysis of execution properties and generates implementations for FPGAs. It also includes an extensive library of hardware actors and eases third-party IP integration. Overall, DSP Designer is an exploration framework that translates high-level algorithmic specifications to efficient hardware. In this paper, we illustrate the modeling, analysis, and implementation capabilities of DSP Designer. Through a detailed case study, we show that DSP Designer is viable for the design of next generation signal processing and communications systems.

1. INTRODUCTION

Dataflow models are widely used to specify, analyze, and implement multi-rate computations that operate on streams of data. The Static Dataflow (SDF) model of computation is well-known for describing signal processing applications [1]. An SDF model is a graph of computational actors connected by channels that carry streams of data. The semantics require the number of data tokens consumed and produced by an actor per firing be fixed and pre-specified. This guarantees decidability of key execution properties, such as deadlock-free operation and bounded memory requirements [2].

Over the years, several extensions of SDF have been developed that improve the expressiveness of the model while preserving decidability, such as Cyclo-Static Dataflow (CSDF) [3], Parameterized Static Dataflow (PSDF) [4], Heterogeneous Dataflow (HDF) [5], Scenario-Aware Dataflow (SADF) [6], and Static Dataflow with Access Patterns (SDF-AP) [7]. Complementing these modeling advances, algorithmic solutions for static analysis have been studied in depth. Viable techniques have been developed for computation of throughput, buffer sizes, and schedules [2] [8] [9].

The expressiveness of dataflow models in naturally capturing streaming applications, coupled with formal compile

time analyzability properties, has made them popular in the domains of multimedia, signal processing, and communications. These high level abstractions are the starting points for model-based design approaches that enable productive design, fast analysis, and efficient correct-by-construction implementations. Proplem II [10], LabVIEW [11], and Simulink [12] are examples of successful tools built on the principles of model-based design from dataflow models.

These tools predominantly deliver software implementations for general purpose and embedded processor targets. However, ever-increasing demands on performance of new applications and standards have motivated prototyping and deployment on hardware targets, such as Field Programmable Gate Arrays (FPGAs). FPGAs are integral components of modern computing platforms for high performance signal processing. Surprisingly, few studies have been directed to the synthesis of efficient hardware from dataflow models.

The configurability of FPGAs and constraints of hardware design bring unique implementation challenges and performance-resource trade-offs. FPGAs permit a range of implementation topologies of varying degrees of parallelism and communication schemes. Fine-grained specification of actor execution at the cycle level enables execution choices between fully specified static schedules and more flexible self-timed schedules. Communication between actors could be through direct wires, handshake protocols, shift registers, shared registers with scheduled access, or dedicated FIFO buffers. Each mechanism poses different requirements on the interface and glue logic to stitch actors. Finally, a key requirement for hardware design is the integration of pre-created configurable intellectual property (IP) blocks. Hardware actor models must capture relevant variations in data access patterns and execution characteristics of different configurations.

We address these challenges with DSP Designer, a framework for hardware-oriented specification, analysis, and implementation of streaming dataflow models. The intent is to enable DSP domain experts to express complex applications and performance requirements in algorithmic manner and to auto-generate efficient hardware implementations. The main components of DSP Designer are: (a) a graphical specification language to design streaming applications, (b) an analysis engine to validate the model, select buffer sizes and optimize resource utilization to meet throughput constraints, and perform other pertinent optimizations, and (c) implementation support to generate an efficient hardware design and deploy it on Xilinx FPGAs. The specification is based on the Parameterized Cyclo-Static Dataflow (PCSDF) model of computation, which

A Heterogeneous Architecture for Evaluating Real-Time One-Dimensional Computational Fluid Dynamics on FPGAs

Isaac Liu, Edward A. Lee
Electrical Engineering and Computer Science
UC Berkeley
Berkeley, California, USA
(liusaac, eal)@eecs.berkeley.edu

Matthew Vile
R&D
Driven, Inc.
Elizabeth, Colorado, USA
mvile@driven.com

Guoqiang Wang, Hugo Andrade
R&D
National Instruments Corp.
Berkeley, California, USA
(gerald.wang, hugo.andrade)@ni.com

—Many fuel systems for diesel engines are developed help of commercial one-dimensional computational fluid (1D CFD) solvers that model and simulate the behavior of flow through the interconnected pipes off-line. This paper presents a novel framework to evaluate 1D CFD models in real time on an FPGA. This improves fuel pressure estimation and loop on fuel delivery, allowing for a cleaner and more accurate real-time requirements of the models are by the physics and geometry of the problem being solved. The framework, the interconnected pipes are partitioned into sub-volumes that compute their pressure and flow rate step based upon neighboring values. We use time-synchronization and multiple Precision Timed (PRET) cores to ensure the real-time constraints are met. The programmability of FPGAs, we use a configurable heterogeneous architecture to save hardware resources, enables an on-chip solution with the implementation

second order effects such as cavitation and thermal gradients that are taken into account in the GT-SUITE calculations. The second order effects are small, but important for designing a well-behaved system. However, there is a salient distinction between an off-line research-oriented approach like GT-SUITE and a real-time approach like the one presented here. So long as the real-time cycle is sufficiently accurate to allow improved fuel pressure estimation, it can close the loop of fuel delivery, allowing for a more precise air/fuel ratio control and thus a cleaner and more efficient engine.

1D CFD is used when the system to be evaluated can be described as a network of pipes. The advantage of 1D CFD over its 2D and 3D cousins is the greatly reduced number of nodes to be solved, and the simplified equations in each

Static Dataflow with Access Patterns: Semantics and Analysis

Hugo Andrade*, Rishikesh Limaye*, Kaushik Ravindran*, Stavros Tripakis**
Hugo Andrade*, Guoqiang Wang*, Trung N Tran*, National Instruments Corp., Berkeley, CA, USA, (firstname.lastname)@ni.com
Stavros Tripakis*, University of California, Berkeley, CA, USA, stavros@eecs.berkeley.edu

ltime applications are commonly cyclo-static Dataflow (SDF/CSDF) blocks, which specify how much data is per firing during computation. This is time analyzability of many use-cases as deadlock absence, channel input. However, SDF/CSDF is limited how data is accessed in time, its often leads to implementations that use more resources than necessary, use insufficient resources. In a new model called Static Dataflow (SDF-AP) that captures the timing of production and consumption. This unifies SDF-AP, defines key properties, and discusses algorithmic under correctness and resource estimation to evaluate these applications modeled by SDF-AP.


For example, consider a design connecting a producer P to a consumer C . P produces 1 token per firing and executes in 1 time unit, and C consumes 8 tokens per firing and executes in 8 clock cycles. Suppose that the IP block implementing C requires 8 tokens to be delivered in 8 consecutive cycles. Unfortunately, the SDF timing model is not sufficiently expressive to capture this behavior. The semantics of SDF assume that an actor cannot start firing until sufficient tokens are present at the inputs. As a result, if the above example is modeled with SDF, C cannot start firing until after P completes eight firings. Therefore, a buffer of size at least 8 must be added between P and C ; C may start its execution only after the buffer has collected 8 tokens from P . While this is a valid implementation, it is sub-optimal in terms of allocation of buffer resources. In contrast, a better implementation can exploit knowledge about the behavior of C and determine that a buffer of size one is sufficient.

Cyclo-Static Dataflow (CSDF) [2] is a generalization of SDF that appears to resolve the problem. CSDF "breaks" a firing into finer-grained phases, and specifies consumptions and productions of tokens for each phase. But CSDF still relies on the same basic hypothesis as SDF, i.e., that an actor will wait until sufficient tokens have accumulated at the input channels before beginning a phase. Unfortunately, this hypothesis violates requirements related to the precise timing of token accesses. In this example above, C requires that it receive 8 tokens in 8 consecutive clock cycles once it commences firing. CSDF cannot capture this constraint and as a result can lead to incorrect implementations [19].

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or fee.
DAC 2012, June 3-7 2012, San Francisco, California, USA
Copyright 2012 ACM 978-1-4503-1199-1/12/06...\$10.00.

Trends in Future Computational Platforms


- Rapid increase in multi/ many core processors
- Convergence of architectures
- Gain in performance (speed, memory etc)
- Sophisticated power/ thermal management
- Unreliability from manufacturing technology
- NoC, high speed memory interface, specialized IO, reconfigurable fabric etc ...



Future Heterogeneous Architectures



Zynq Extensible Processing Platform




Synthesis on Heterogeneous Platforms

- **Motivation:** To develop automatic system-level synthesis and exploration framework to deploy **high-level application** specifications onto **heterogeneous platforms**
- **Goals:**
 - Develop system-level language for the domain expert
 - Improve productivity while maintaining performance
 - Provide exploration framework to evaluate cost/quality, and derive optimal platform/ mapping
 - Allow system-level simulation/verification/validation to ensure model requirements

Y-Chart: A Disciplined System Design Methodology


Application Model (and Constraints)

Platform Model (and Constraints)




Representative formal models

Analysis and Mapping




Efficient analysis and optimization

Performance Evaluation



Fast and accurate simulation

Deployment



Reliable verification



- [1] B. Kienhuis, E. F. Deprettere, R. Wolf, K. A. Vissers. "A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach". SAMOS, p.18-37, Jan 2002.
- [2] K. Keutzer, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of Concerns and Platform-based Design. IEEE Trans. on CAD of ICs, 19(12): p.1523-1543, December 2000.

Challenges

- Models for heterogeneous platform architectures
 - Computation, communication, I/O, Storage, UI, Cloud
- Mapping and Optimization
(for distributed computation and communication)
 - Allocation, binding, reusing and scheduling
- Appropriate application description level
 - Models of computation, Domain specific knowledge
- System level validation
 - Testing, simulation, verification